


Fig. 1

É

Company of the Compan







Fig. 3A

É

**₹** 






Fig. 3C

**\*** 




Fig. 3D





Fig. 4A

ź

팔길..



```
ENTITY FXUCHK IS
                   PORT(
                                  SIN
                                                              IN std ulogic:
                                  Q IN
                                                              IN std ulogic:
                                                              IN std_ulogic:
                                  RIN
                                                                                                                   450
                                                              IN std ulogic:
                                  clock
                                                              OUT std_ulogic_vector(0 to 1);
                                  fails
                                                              OUT std ulogic vector(0 to 2);
                                  counts
                                                              OUT std_ulogic_vector(0 to 1);
                                   harvests
                             );
           -!! BEGIN
-!! Design Entity: FXU;
            -!! Inputs
           -!! S_IN =>
-!! Q_IN =>
-!! R_IN =>
-!! CLOCK =>
-!! End Inputs
                                                  B.C.S;
                                                 A.Q;
                                                  clock;
           r-!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;
                                                                                                                                 440
                                                                                    -451
            -!! Count Outputs;
           -!! 0 : <event0> clock;


-!! 1 : <event1> clock;


-!! 2 : <event2> clock;


-!! End Count Outputs;
         -!! Harvest Outputs;
-!! 0 : "Message for harvest event 0";
-!! 1 : "Message for harvest event 1";
-!! End Harvest Outputs;
457 < -!! End;
             ARCHITECTURE example of FXUCHK IS
             BEGIN
                     ... HDL code for entity body section ...
             END;
```

**7** 

Fig. 4C








Ē


Fig. 5A

Fig. 5B



Ē

- 2







Fig. 7



FI6. 8

(Prior Ant)

: :





FIG. 8A (Prior Art) entity Frm Is PORT ( ... ports for outity from .... ARCHETECTURE FSM of FSM IS BEGIN ... HDL cacle For FSM and restofthe entity ... fsm-state(0 to 2) = ... signal 801. Embedded FSM: example FSm; clock); : (Fsm\_state(oto 2) state\_vector state-exceeding : ('000', '001', '000', '011', '100' : (50=>56, 50=>51,50=>52; 51=>52,51=>53,52=>2, 458942 -- !! end Fam;


PIG, 88



FI6. 9


10565 Ceventnam							
estity name?					 -		
~>o <design estity<="" th=""><td></td><td></td><td>7.61/ 104/</td><td>1043</td><td>2301</td><td>81,00</td><td></td></design>			7.61/ 104/	1043	2301	81,00	
atation entity name	-	801					100
1052 157. Cinstrument		1034 (16		200×174		4 CN 20	FZ6
विक्रमान		25012		200 200 200 200 200 200 200 200 200 200			-
instantiation	-	630	メベトー	ネインシャンスグンン	ائه حر <b>حر</b>	サーデ	

thin >. Lderign entit Lingt autication ident



B1. count. event\_1124]; 31162 count. event\_1108];

\*\* TOTAL PAGE 03 \*\*



Entity X I	5	-		
			·	
PORT (-				
· · · · · · · · · · · · · · · · · · ·	) 			
. )1.				
<i>.</i>				\
ARCHITECTURE	- example OF X	エン		
PEGIW				
· · · · · · · · · · · · · · · · · · ·			The ser is approve that it is	
***				
HOL CODE	for V		· · · · · · · · · · · · · · · · · · ·	
	101 /(222)			-
Indigenous Control of the Control of				
¥ Y: Y				-
T PORT MAP (:_	<u></u>	>122)		" J12:
		> <i>[&amp;&amp;]</i>		
J;				
<u> </u>				
Total d				
A (=	7			
B <=	> 1222			}
と				
		ر بر <u>ـ</u>		
! [count, c	ountraned, clock ?	= Y.P: 81	230	
!! GEY	[B1. court . court 17	AND A: 317	32 5/20	3
! [fail, Fo	allnemed Fail mgg 7	A XORB	3 1234	
! [harvest,	[BI-count court] allnowed, Fail mg ] harvestnamed, "hurrest	-wg" K= B AND	Je: 31236)	. \ _
		<u> </u>	<i>J</i>	
· · · · · · · · · · · · · · · · · · ·				1
END				
			/	-
	* * * * * * * * * * * * * * * * * * * *			
	FIG. 12	D.		1
	T-16, 12	<b>.</b> 5	-	

